
SLIS109A – DECEMBER 2001 – REVISED SEPTEMBER 2002

- Low r<sub>DS(on)</sub>...5 Ω Typical
- Eight Power DMOS Transistor Outputs of 100-mA Continuous Current
- 210-mA Current Limit Capability
- Drain Output ESD Protection . . . 3000 V
- Output Clamp Voltage . . . 40 V

#### description

The TPIC2810 device is a monolithic, mediumvoltage, low-current, 8-bit shift register design to drive low-side switched resistive loads such as LEDs. The device is not recommended for switching inductive loads.



This device contains an 8-bit, serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Data transfers through the shift register via an  $I^2C$  bus interface. Data is transferred into the data shift register only after the group ID and device address have been verified. The subaddress directs the  $I^2C$  bus interface to read or write data to the device or transfer data to the output. When output enable ( $\overline{G}$ ) is held high, all drain outputs are off. When  $\overline{G}$  is held low, data from the output storage register is transparent to the output buffers. When data in the output buffers is low, the DMOS transistor outputs are off. When data is high, the DMOS transistor outputs have sink-current capability.

The TPIC2810 device has an internal power-up clear to initialize all registers to an off state when power is applied to the device. It also has a thermal sensor to monitor the die temperature and shut the drain outputs off, if an over current condition occurs.

Outputs are low-side, open-drain DMOS transistors with output ratings of 40 V and 100 mA continuous sink-current capability. Each output provides a 210-mA maximum current limit at  $T_C = 25^{\circ}C$ . The current limit decreases as the junction temperature increases for additional device protection. The device also provides up to 3000 V of ESD protection on output terminals and 2000 V of ESD protection on input terminals when tested using the human-body model.

The TPIC2810 device is characterized for operation over the operating case temperature range of -40°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated

SLIS109A - DECEMBER 2001 - REVISED SEPTEMBER 2002

### functional block diagram



See the *TPIC2810 subaddress and I*<sup>2</sup>*C protocol definition* section of this data sheet for definition of the 11H, 22H, and 44H control signals.




SLIS109A – DECEMBER 2001 – REVISED SEPTEMBER 2002

TERM	NAL							
NAME	NO.	1/0	DESCRIPTION					
A0	9	I	Address input 0					
A1	10	I	Address input 1					
A2	7	I	Address input 2					
DRAIN0	3							
DRAIN1	4							
DRAIN2	5							
DRAIN3	6		EET drain outpute. The DRAIN terminale are low aide owitehes for registive loads					
DRAIN4	11	0	FET drain outputs. The DRAIN terminals are low-side switches for resistive loads.					
DRAIN5	12							
DRAIN6	13							
DRAIN7	14							
G	8	Ι	Output enable. Active low input enables output FETs when low and disables output FETs when high.					
GND	16	0	Ground					
SCL	15	I	Serial clock					
SDA	2	I/O	Open drain, bidirectional serial data terminal					
VCC	1	I	Supply voltage input					

#### **Terminal Functions**

### schematic of inputs and outputs





SLIS109A - DECEMBER 2001 - REVISED SEPTEMBER 2002

# absolute maximum ratings over the recommended operating case temperature range (unless otherwise noted)†

Logic supply voltage range, $V_{CC}$ (see Note 1) Logic input voltage range, $V_{I}$ Power DMOS drain-to-source voltage, $V_{DS}$ (see Note 2) Continuous source-to-drain diode anode current Pulsed source-to-drain diode anode current (see Note 3) Pulsed drain current, each output, all outputs on, $I_{D}$ , $T_{C} = 25^{\circ}C$ (see Note 3) Peak drain current, single output, $I_{DM}$ , $T_{C} = 25^{\circ}C$ (see Note 3) Continuous total dissipation	-0.3 V to 7 V 40 V 210 mA 420 mA 210 mA 210 mA 210 mA 210 mA 210 mA See Dissipation Rating Table -40°C to 150°C
Operating virtual junction temperature range, T <sub>C</sub>	–40°C to 125°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to GND.

- 2. Each power DMOS source is internally connected to GND.
- 3. Pulse duration  $\leq$  100  $\mu s$  and duty cycle  $\leq$  2%.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>C</sub> = 25°C	DERATING FACTOR	T <sub>C</sub> = 125°C
	POWER RATING	ABOVE T <sub>C</sub> = 25°C	POWER RATING
D	1087 mW	8.7 mW/°C	217 mW

#### recommended operating conditions

	MIN	MAX	UNIT
Logic supply voltage, V <sub>CC</sub>	3.0	5.5	V
High-level input voltage, V <sub>IH</sub>	0.7V <sub>CC</sub>		V
Low-level input voltage, VIL		0.3V <sub>CC</sub>	V
Pulse drain output current, $T_C = 25^{\circ}C$ , $V_{CC} = 5$ V, all outputs on (see Notes 3 and 4 and Figure 8)		210	mA
Operating case temperature, T <sub>C</sub>	-40	125	°C

NOTES: 3. Pulse duration  $\leq 100 \ \mu s$  and duty cycle  $\leq 2\%$ .

4. Technique must limit  $T_J - T_C$  to 10°C maximum.



SLIS109A – DECEMBER 2001 – REVISED SEPTEMBER 2002

	PARAMETER	TEST COND	MIN	TYP	MAX	UNIT	
VCC	Logic supply voltage			3		5.5	V
V(BR)DSX	Drain-to-source breakdown voltage	I <sub>D</sub> = 1 mA		40			V
V <sub>SD</sub>	Source-to-drain diode forward voltage	I <sub>F</sub> = 100 mA			0.85	1.2	V
V <sub>PUC</sub>	Power-up clear voltage	V <sub>CC</sub> rising no load,	See Note 5			2.84	V
Iн	High-level input current	V <sub>CC</sub> = 5.5 V,	$V_I = V_{CC}$			1	μΑ
۱ <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = 5.5 V,	$V_{I} = 0$			-1	μΑ
VHYS	Digital input hysteresis				1.1		V
			All outputs off		0.62	1	
ICC	Logic supply current	V <sub>CC</sub> = 5.5 V	All outputs on		0.7	1	mA
ICC(FRQ)	Logic supply current at frequency	f <sub>SCL</sub> = 100 kHz, All outputs off,	C <sub>L</sub> = 30 pF, See Figure 3		0.74	1	mA
IOL	Low level output current; SDA	V <sub>OL</sub> = 0.4 V		13		mA	
۱L	Leakage current; SDA	$V_{I} = V_{CC}$	-1		1	μΑ	
۱ <sub>N</sub>	Nominal current	$V_{DS(on)} = 0.5 V,$ T <sub>C</sub> = 85°C,	I <sub>N</sub> = I <sub>D</sub> , See Notes 4, 6, 7		75		mA
		V <sub>DS</sub> = 30 V	V <sub>CC</sub> = 5.5 V		0.3	0.6	
IDSX	Off-state drain current	V <sub>DS</sub> = 30 V, T <sub>C</sub> = 125°C		0.3	0.6	μA	
TTSD	Thermal shutdown set points		•	160			°C
THYS	Thermal shutdown hysteresis			10	20	30	°C
		I <sub>D</sub> = 100 mA, V <sub>CC</sub> = 3 V			8.0	10.8	
		I <sub>D</sub> = 100 mA, V <sub>CC</sub> = 4.5 V			5.1	6.9	
<sup>r</sup> DS(on)	Static drain-source on-state resistance	$I_D = 100 \text{ mA}, V_{CC} = 3.0 \text{ V}, T_C = 125^{\circ}\text{C}$	See Notes 4 and 6 and Figures 4 and 5		13.0	18.2	Ω
		$I_D = 100 \text{ mA}, V_{CC} = 4.5 \text{ V}, T_C = 125^{\circ}\text{C}$				11.2	

### electrical characteristics, $V_{CC}$ = 5 V, $T_{C}$ = 25°C (unless otherwise noted)

NOTES: 4. Technique must limit  $T_J - T_C$  to 10°C maximum

5. The power-up clear resets the  $I^2C$  interface and clears all outputs.

6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

7. Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage of 0.5 V at  $T_C = 85^{\circ}C$ .



SLIS109A – DECEMBER 2001 – REVISED SEPTEMBER 2002

# switching characteristics, V<sub>CC</sub> = 5 V, T<sub>C</sub> = 25°C, C<sub>L</sub> = 100 pF (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output from $\overline{G}$	CL = 30 pF,		1.15						
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output from $\overline{G}$	$I_{\rm D} = 75  {\rm mA},$		0.64		μs				
<sup>t</sup> r(OUT)	Rise time, drain output	See Figures 1, 2, and 6		1.05						
<sup>t</sup> f(OUT)	Fall time, drain output			0.89		μs				
					100					
<sup>f</sup> (SCL)	Serial clock frequency				400	kHz				
(001)					2	MHz				
		SCL = 100 kHz	4.7							
<sup>t</sup> (BUF)	Bus free time between stop and start condition	SCL = 400 kHz	1.3			μs				
<sup>t</sup> (SP)	Tolerable spike width on bus				50	ns				
<sup>t</sup> pd(ACK)	SCL low to data out valid (acknowledge)			120		ns				
		SCL = 100 kHz	4.7							
<sup>t</sup> LOW	SCL low time	SCL = 400 kHz	1.3			μs				
		SCL = 2 MHz	250			ns				
		SCL = 100 kHz	4.0			μs				
thigh	SCL high time	SCL = 400 kHz	600							
		SCL = 2 MHz	200			ns				
		SCL = 100 kHz	250							
<sup>t</sup> su(DAT)	$SDA \rightarrow SCL$ setup time	SCL = 400 kHz	100			ns				
00(0/11)		SCL = 2 MHz	10							
		SCL = 100 kHz	4.7			μs				
<sup>t</sup> su(STA)	Start condition setup time	SCL = 400 kHz	600							
()		SCL = 2 MHz	300			ns				
		SCL = 100 kHz	4			μs				
<sup>t</sup> su(STO)	Stop condition setup time	SCL = 400 kHz	600							
00(010)		SCL = 2 MHz	140			ns				
<sup>t</sup> h(DAT)	$SDA \rightarrow SCL$ hold time		50			ns				
		SCL = 100 kHz	4			μs				
<sup>t</sup> h(STA)	Start condition hold time	SCL = 400 kHz	600			ns				
(- )		SCL = 2 MHz	160			ns				
		SCL = 100 kHz			1000					
<sup>t</sup> r(SCL)	Rise time of SCL signal	SCL = 400 kHz			300	ns				
.(001)	Ĵ	SCL = 2 MHz			70					
		SCL = 100 kHz			300					
<sup>t</sup> f(SCL)	Fall time of SCL signal	SCL = 400 kHz			300	ns				
1(00L)	-	SCL = 2 MHz			70					
		SCL = 100 kHz			1000					
<sup>t</sup> r(SDA)	Rise time of SDA signal	SCL = 400 kHz	1		300	ns				
		SCL = 2 MHz	1		70	-				
		SCL = 100 kHz	1		300					
<sup>t</sup> f(SDA)	Fall time of SDA signal	SCL = 400 kHz			300	ns				
		SCL = 2 MHz	1		140					



SLIS109A - DECEMBER 2001 - REVISED SEPTEMBER 2002

#### thermal resistance

	PARAMETER	TEST CONDITIONS	MIN M	AX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	All 8 outputs with equal power	1	15	°C/W




NOTES: A. The word generator has the following characteristics:  $t_f \le 30$  ns,  $t_f \le 30$  ns, pulsed repetition rate (PRR) = 400 kHz,  $Z_O = 50 \Omega$ . B. CL includes probe and jig capacitance.

Figure 1. Resistive-Load Test Circuit and Voltage Waveforms



SLIS109A - DECEMBER 2001 - REVISED SEPTEMBER 2002




#### NOTES: A. The word generator has the following characteristics: $t_f \le 30$ ns, $t_f \le 30$ ns, pulsed repetition rate (PRR) = 400 kHz, $Z_O = 50 \Omega$ . B. CL includes probe and jig capacitance.

Figure 2. Test Circuit, Switching Times and Voltage Waveforms



SLIS109A – DECEMBER 2001 – REVISED SEPTEMBER 2002



**TYPICAL CHARACTERISTICS** 





SLIS109A – DECEMBER 2001 – REVISED SEPTEMBER 2002








Figure 5. Static Drain-Source On-State Resistance vs Logic Supply Voltage







SLIS109A – DECEMBER 2001 – REVISED SEPTEMBER 2002



**TYPICAL CHARACTERISTICS** 

Figure 7. Maximum Continuous Drain Current Of Each Output vs Number Of Outputs Conducting Simultaneously





Figure 8. Maximum Peak Drain Current Of Each Output vs Number Of Outputs Conducting Simultaneously



SLIS109A - DECEMBER 2001 - REVISED SEPTEMBER 2002



#### THERMAL INFORMATION

<sup>†</sup> Device mounted on FR4 printed-circuit board with no heat sink

NOTES:  $Z_{\theta A}(t) = r(t) R_{\theta JA}$  $t_W = pulse duration$  $t_C = cycle time$  $d = duty cycle = t_W/t_C$ 

Figure 9. Normalized Junction-to-Ambient Thermal Resistance vs Pulse Duration



SLIS109A – DECEMBER 2001 – REVISED SEPTEMBER 2002

### **PRINCIPLES OF OPERATION**

### TPIC2810 subaddress and I<sup>2</sup>C protocol definition

#### subaddress definition:

Summa	ary:	
HEX Value	R/W Bit	Function
11H	1	Read data from the input register
11H	0	Write data to the data shift register, do not transfer to output register
22H	0	Command to transfer data from the data shift register to the output storage register
44H	0	Write data to the data shift register and transfer it to the output storage register immediately (extra load 22H command not needed)
Other	х	No action on undefined subaddresses

All other undefined subaddress values are not acknowledged.

#### register definition:

- The data shift register receives serial data from the I<sup>2</sup>C interface.
- The data shift register receives data from the input interface and holds it until it is transferred to the output storage register.
- The output storage register controls whether the FET is on or off.

### TPIC2810 I<sup>2</sup>C input interface protocol definition

		;	Slave	e Ado	dress and R/W					Subaddress								Data										
s	G3	G2	G1	G0	A2	A1	A0	RW	Α	<b>S</b> 7	S6	S5	S4	S3	S2	S1	S0	A	D7	D6	D5	D4	D3	D2	D1	D0	Α	Р
								· · · · ·																				
																												1

S	Start Condition
G	Group ID: Defined as 1100
A(0:2)	Device Address Selectable Via Input Terminals
RW	Read/Write Select Bit
Α	Acknowledge
Subaddress	Defined Per Subaddress Table
Data	Data to Be Loaded Into the Shift and Output Registers
Р	Stop Condition
RW A Subaddress Data	Device Address Selectable Via Input Terminals Read/Write Select Bit Acknowledge Defined Per Subaddress Table Data to Be Loaded Into the Shift and Output Registers




SLIS109A - DECEMBER 2001 - REVISED SEPTEMBER 2002

### **PRINCIPLES OF OPERATION**

#### Case 1: Read/Write serial data, but do not load output register


This case loads the data shift register with data via the I<sup>2</sup>C interface. Data is not transferred to the output storage register.

#### write operation:



G[3:0]:	Fixed at 1100
A[2:0]:	Selectable Via Input Terminals
RW:	0 = Write Shift Register
Subade	ess: 11H (0001 0001)
Data:	Output Data to the TPIC2810 Device
Acknow	edge: Occurs After Valid Address Byte. After the Subaddress Byte. and After the Data Byte

#### read operation:



G[3:0]:	Fixed at 1100
A[2:0]:	Selectable Via Input Terminals
RW:	1 = Read Shift Register (Note the Slave Address RW Bit = 0)
Subaddress:	11H (0001 0001)
Data:	Input Data From the TPIC2810 Device
Acknowledge:	Occurs After Valid Address Byte and After the Subaddress Byte



SLIS109A – DECEMBER 2001 – REVISED SEPTEMBER 2002

### **PRINCIPLES OF OPERATION**

#### Case 2: Transfer serial data to output storage register


This case transfers data from the data shift register to the output storage register. The transfer must occur during the subaddress acknowledge bit and the data byte is ignored.

		SI	ave /	Addr	ess a	and F	₹/₩ :	= 0				S	ubac	Idres	s 22	н			
s	G3	G2	G1	G0	A2	A1	A0	RW	Α	S7	S6	S5	S4	S3	S2	<b>S</b> 1	S0	Α	Р

G[3:0]:	Fixed at 1100
A[2:0]:	Selectable Via Input Terminals
RW:	0 = Write Shift Register
Subaddress:	22H (0010 0010)
Data:	Output Data to the TPIC2810 Device
Acknowledge:	Occurs After Valid Address Byte and After the Subaddress Byte

#### Case 3: Read serial data and load output storage register

This case loads the data shift register with data via the I<sup>2</sup>C interface and transfers the data to output storage register, if  $R/\overline{W} = 0$ . The transfer occurs during the acknowledge bit following the data byte. Data byte and transfer to the output register is ignored if  $R/\overline{W} = 1$ .



G[3:0]:	Fixed at 1100
A[2:0]:	Selectable Via Input Terminals
RW:	0 = Write Shift Register
Subaddress:	44H (0100 0100)
Data:	Output Data to the TPIC2810 Device
Acknowledge:	Occurs After Valid Address Byte, After the Subaddress Byte and After the Data Byte

#### Case 4: Undefined subaddress values

		SI	ave /	Addro	ess a	and I	₹/₩ :	= x				Suba	addre	ess l	Inde	finec	I		Don't Care		
s	G3	G2	G1	G0	A2	A1	A0	RW	Α	S7	S6	S5	S4	S3	S2	<b>S</b> 1	S0	NA		Р	
	1							· · · ·													,

G[3:0]:	Fixed at 1100
A[2:0]:	Selectable Via Input Terminals
RW:	Don't Care
Subaddress:	All Bit Combinations Except 11H, 22H, and 44H
Data:	Don't Care; Data Is Ignored
Acknowledge:	Occurs After Valid Address Byte, But Is Not Issued After an Undefined Subaddress Byte or After the Data Byte
	Following an Undefined Subaddress Byte



SLIS109A - DECEMBER 2001 - REVISED SEPTEMBER 2002

### PRINCIPLES OF OPERATION

### I<sup>2</sup>C bus operation

The I<sup>2</sup>C bus is a communications link between a controller and a series of slave terminals. The link is established using a two-wire bus consisting of a serial clock signal (SCL) and a serial data signal (SDA). The serial clock is sourced from the controller in all cases where the serial data signal is bidirectional for data communication between the controller and the slave terminals. Each device has an open drain output to transmit data on the serial data line. An external pullup resistor must be placed on the serial data signal to provide the high level portion of the data transmission.

Data transmission is initiated with a start bit from the controller as shown in Figure 10. Both the SCL and SDA signals must remain in a logic high state when the controller is not communicating with the slave devices. A start condition is recognized by the slave devices when the SDA line transitions from high to low during the high portion of the SCL signal. Upon reception of a start bit, the TPIC2810 device receives serial data on the SDA input and check for valid address and control information. If the appropriate group and address bits are set for the device, then the device is hard coded to be 1100. The slave address bits are set to correspond to the A(0:2) inputs for the device. Up to eight TPIC2810 devices can be placed on the bus. Subaddress data is decoded and responded to as per the *TPIC2810 subaddress and l<sup>2</sup>C protocol definition* section of this data sheet. Data transmission is complete by either the reception of a stop condition or the reception of the data word sent to the device. A stop condition is recognized as a low-to-high transition of the SDA input during the high portion of the SCL signal. All other transitions of the SDA line must occur during the low portion of the SCL signal.

An acknowledge is issued by the TPIC2810 device after the reception of valid address, subaddress and data words as per the *TPIC2810B subaddress and I*<sup>2</sup>*C protocol definition* section of this document. Reference Figure 10. The device acknowledges each byte of data that it receives from the controller.




Figure 10. Start/Stop/Acknowledge Protocol





11-Apr-2013

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
TPIC2810D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPIC2810	Samples
TPIC2810DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		TPIC2810	Samples
TPIC2810DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPIC2810	Samples
TPIC2810DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		IC2810	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

11-Apr-2013

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPIC2810DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TPIC2810DRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jul-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPIC2810DR	SOIC	D	16	2500	350.0	350.0	43.0	
TPIC2810DRG4	SOIC	D	16	2500	350.0	350.0	43.0	

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated